

IN THE CLAIMS:

1. (Amended): In combination for etching an insulating layer in a wafer to present a
clean and fresh surface on the insulating layer for deposition,
a conduit for molecules of an inert gas,
5 a first electrode biased to a first voltage and spaced from the wafer,
a second electrode biased to a second voltage lower than the first voltage and spaced from
the first electrode and the wafer,
AS
57
13 } magnetic members providing a magnetic field,
the first electrode and the magnetic members being disposed relative to each other and to
10 the molecules of the inert gas for ionizing the molecules of the inert gas, and
the second electrode and the wafer being disposed relative to each other and to the ions of
the inert gas, and the second electrode being constructed, to obtain a movement of the ions to the
wafer at a low and controlled speed for an etching of the surface of the insulating layer by the
ions at a low and controlled speed.

5. (Amended): In a combination as set forth in claim 1,
the wafer being at a floating potential,
AP
there being first and second electrically conductive members respectively adjacent, but
spaced from, the first and second electrodes at a reference potential to provide for the creation of

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5 electrical fields respectively between the first electrode and the first electrically conductive member and between the second electrode and the second electrically conductive member.

6. (Amended): In a combination as recited in claim 2,

a first source of alternating voltage for creating the bias on the first electrode, the bias on the first electrode being a negative direct voltage,

5 a second source of alternating voltage for creating the bias on the second electrode, the bias on the second electrode being a negative direct voltage,

the first electrode being disposed in a substantially parallel and contiguous relationship to the wafer,

there being a path for the flow of the molecules of the inert gas from the vicinity of the first and second electrodes and the magnetic members,

10 the wafer being at a floating potential,

there being first and second electrically conductive members respectfully adjacent, but spaced from, the first and second electrodes at a reference potential to provide for the creation of electrical fields respectively between the first electrode and the first electrically conductive member and between the second electrode and the second electrically conductive member.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

7. (Amended): In combination for etching an insulating layer in a wafer to present a clean and fresh surface on the insulating layer for deposition,

an enclosure defined by magnetic members forming a magnetic field and by first and second electrodes spaced from each other and from the wafers and providing electrical fields,

a supply of molecules of an inert gas for introducing the molecules into the enclosure,

a first source of an alternating voltage for producing a direct negative voltage of a high magnitude on the first electrode for the creation of a first electrical field of a high magnitude in the enclosure,

10 a second source of an alternating voltage for producing a direct negative voltage of a low magnitude on the second electrode for the creation of a second electrical field of a low magnitude in the enclosure,

the molecules of the inert gas in the enclosure being ionized by the combination of the electrical and magnetic fields, and

15 the wafer being disposed relative to the second electrode and relative to the ions of the inert gas in the enclosure to receive an etching of a low magnitude on the surface of the insulating layer by the ions of the inert gas in the enclosure.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

9. (Amended): In a combination as set forth in claim 7,

A7
5 a first electrical conductor disposed in adjacent but spaced relationship to the first electrode at a particular reference potential to produce a first electrical field between the first electrode and the first electrical conductor, and

a second electrical conductor disposed in adjacent but spaced relationship to the second electrode at the particular reference potential to produce a second electrical field between the second electrode and the second electrical conductor.

11. (Amended): In a combination as set forth in claim 7,

A8
the wafer being disposed in a spaced, but adjacent, relationship to the second electrode to create a first capacitor between the second electrode and the wafer and to create a second capacitor between the wafer and the ions of the inert gas in the enclosure.

13. (Amended): In a combination as set forth in claim 10,

A9
5 a first electrical conductor disposed in adjacent, but spaced, relationship to the first electrode at a particular reference potential to produce a first electrical field between the first electrode and the first electrical conductor,

a second electrical conductor disposed in adjacent relationship, but spaced, to the second electrode at the particular reference potential to produce a second electrical field between the second electrode and the second conductor,

Sw B

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

10 the wafer being disposed in a spaced, but adjacent, relationship to the second electrode to
create a first capacitor between the second electrode and the wafer and to create a second
capacitor between the wafer and the ions of the inert gas in the enclosure.

14. (Amended): In combination for etching an insulating layer in a wafer disposed in an
enclosure to present a clean and fresh surface on the insulating layer for deposition,

magnetic members defining a magnetic field in the enclosure,

A9
Cent
5 a first source of an alternating voltage for providing a first electrical field of a high
magnitude in the enclosure,

a first electrode forming a part of the enclosure and connected to the first source of
voltage for providing a negative DC voltage of a relatively high magnitude at a first position in
the enclosure,

a second source of an alternating voltage for providing a second electrical field of a low

10 magnitude in the enclosure,

a second electrode forming a part of the enclosure and connected to the second source of
the alternating voltage for providing a negative DC voltage of a relatively low magnitude at a
second position displaced from the first position and the wafer but near the wafer,

15 a conduit for introducing molecules of an inert gas into the enclosure for ionization by the
combination of the electrical and magnetic fields to produce ions of high density,

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

the second electrode and the wafer providing a first capacitor of a high impedance, and the wafer and the ions in the enclosure providing a second capacitor of a low impedance, in a circuit to produce a current of a low magnitude for etching the surface of the insulating layer in the wafer.

A9
cut

16. (Amended): In a combination as set forth in claim 14,

a first electrically conductive member disposed in an adjacent but spaced relationship to the first electrode and having a reference potential to provide an electrical field between the first electrode and the first electrically conductive member, and

a second electrically conductive member disposed in an adjacent but spaced relationship to the second electrode and having the reference potential to provide an electrical field between the second electrode and the second electrically conductive member.

5
507
Be

A10

18. (Amended): In a combination as set forth in claim 17,

the conduit being disposed adjacent, but spaced from, the first electrode to introduce the molecules of the inert gas into the enclosure and the molecules and ions of the inert gas being passed from the enclosure at a position adjacent to, but spaced from, the second electrode.

A11

19. (Amended): In a combination as set forth in claim 14, the magnetic members being disposed in a direction substantially perpendicular to the first and second electrodes to produce a

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

helical movement of electrons in the enclosure and to provide for the production of the ions from the molecules of the inert gas by the electrons in the helical movement.

20. (Amended): In a combination as set forth in claim 14,

A¹¹
5 cont a first electrically conductive member disposed in adjacent but spaced relationship to the first electrode and having a reference potential to provide an electrical field between the first electrode and the first electrically conductive member,

a second electrically conductive member disposed in adjacent but spaced relationship to the second electrode and having the reference potential to provide an electrical field between the second electrode and the second electrically conductive member,

the wafer having a floating potential and being disposed between the first and second electrodes in closer proximity to the second electrode than to the first electrode and being substantially parallel to the first and second electrodes,

10 the conduit being disposed adjacent, but spaced from, the first electrode to

introduce the molecules of the inert gas into the enclosure and the molecules and ions of the inert gas being passed from the enclosure at a position adjacent to, but spaced from, the second electrode,

15 the magnetic members being disposed in a direction substantially perpendicular to the first and second electrodes to produce a helical movement of electrons in the

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

enclosure and to provide for the production of the ions from the molecules of the inert gas by the electrons in the helical movement.

21. (Amended): In combination for etching an insulating layer in a wafer to present clean and fresh surfaces on the insulating layer for deposition,
an enclosure defined by first and second electrodes displaced from each other and from the wafer for producing electrical fields in the enclosure and further defined by magnetic members for producing a magnetic field in the enclosure,
5 a first voltage source for producing a voltage of a high magnitude in the vicinity of the first electrode to obtain a production of a high electrical field in the enclosure,
a second voltage source for producing a voltage of a low magnitude in the vicinity of the second electrode to obtain a production of a low electrical field in the enclosure,
10 and

a supply of molecules of an inert gas for introduction into the enclosure to

cooperate with the first and second electrodes and the magnets in obtaining an ionization of the gas molecules in the enclosure by the electrical and magnetic fields in the enclosure and in obtaining a movement of the ions in the enclosure to the insulating layer in the wafer at a speed to obtain a smooth and uniform etching of the surface of the insulating layer at a low rate without any pits in the surface of the insulating layer.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

22. (Amended): A method of etching an insulating layer in a wafer to present a clean and fresh surface on the insulation layer for a deposition on the insulating layer, including the steps of:

providing a relatively strong electrical field at first positions in an enclosure,

providing a relatively weak electrical field at second positions displaced in the

enclosure from the first positions, the relatively weak electrical fields defining a capacitor with a

high impedance to limit the transfer of electrical charges to the insulating layer in the wafer,

passing molecules of an inert gas through the enclosure, and

providing a magnetic field in the enclosure in a direction relative to the strong

electrical field to obtain a movement of electrons in the enclosure at the positions of the

relatively strong electrical field and an ionization of molecules of the inert gas by the electrons

and a movement of the ions in a direction relative to the weak electrical field to obtain a

movement of the ions, in accordance with the high impedance of the capacitor defined by the

relatively weak electrical field, to the second electrode at a speed for etching the surface of the

insulating layer on the wafer substantially uniformly without pitting the insulating layer.

23. (Amended): A method as set forth in claim 22 wherein

the relatively strong electrical field is provided in a first direction and

the relatively weak electrical field is provided in a second direction opposite to the

first direction and wherein

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5 the magnetic field is provided in a direction transverse to the first and second directions to cooperate with the relatively strong electrical field in producing a movement of the electrons in the enclosure in a helical path for facilitating the ionization of molecules of the inert gas in the enclosure.

24. (Amended): A method as set forth in claim 22 wherein the wafer is disposed in the weak electrical field and wherein the molecules of the inert gas are passed through the enclosure initially to positions in the relatively strong electrical field to obtain an ionization of molecules of the inert gas and subsequently through the enclosure to positions in the relatively weak electrical field to facilitate a substantially uniform etching of the surface of the insulating layer on the wafer by the ions.

A11
Cont

26. (Amended): A method as set forth in claim 22 wherein the capacitor constitutes a first capacitor and wherein the relatively weak electrical field is defined by the first capacitor and a second

A12

capacitor in a series circuit and wherein

5

the first capacitor is defined by plates constituting an electrode and the wafer and

in which the plates are separated by a space in which molecules and ions of the inert gas are disposed to define the insulator for the capacitor and to provide the first capacitor with the high impedance and wherein

SUB

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

10 a second capacitor is defined by plates constituting the wafer and the ions of the inert gas in the enclosure and wherein the plates are separated by the insulating layer in the wafer to define the insulator of the second capacitor and to provide the second capacitor with a relatively low impedance in comparison to the high impedance of the first capacitor.

A12
Cent

28. (Amended): A method as set forth in claim 26 wherein the wafer is disposed in the relatively weak electrical field and wherein the molecules of the inert gas are passed through the enclosure initially through positions in the relatively strong electrical field to obtain an ionization of molecules of the inert gas and subsequently through positions in the relatively weak electrical field to facilitate a substantially uniform etching of the surface of the insulating layer on the wafer by the ions and

A13

5

59
wherein

the wafer is disposed in the relatively weak electrical field and wherein an electrode providing the relatively weak field is spaced from, but disposed

10

relatively close to, the wafer to cooperate with the wafer in providing a high impedance in the capacitor and a circuit including the capacitor for attracting the ions in the weak electrical field to the wafer to etch the surface of the insulating layer on the wafer without pitting the insulating layer.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

29. (Amended): A method as set forth in claim 26 wherein
the capacitor constitutes a first capacitor and wherein
the first capacitor and a second capacitor are in series and wherein
the first capacitor is defined by plates constituting an electrode and the wafer and
wherein
the plates are separated by a space in which molecules and ions of the inert gas are
disposed to define the insulator for the capacitor and to provide the high impedance and wherein
the second capacitor is defined by plates constituting the wafer and the ions of the
inert gas in the enclosure and wherein the plates are separated by the insulating layer in the wafer
to define the insulator of the second capacitor and to provide a relatively low impedance in
comparison to the high impedance of the first capacitor and wherein
the relatively strong electrical field is provided by a first electrode and a first
alternating voltage providing a relatively high negative bias on the first electrode and wherein
the relatively weak electrical field is provided by a second electrode and by a
second alternating voltage providing a relatively low negative bias on the second electrode.

30. (Amended): A method of etching an insulating layer on a wafer to present
a clean and fresh surface on the insulating layer for deposition, including the steps of
passing molecules of an inert gas through an enclosure,

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

- 5 disposing a first electrode in the enclosure to provide a strong electrical field in a first direction at first positions in the enclosure to ionize molecules of the inert gas in the enclosure,
- disposing a second electrode in the enclosure to provide a weak electrical field at second positions in the enclosure in a second direction opposite to the first direction,
- 10 providing a magnetic field in the enclosure, in a direction transverse to the first and second directions, to cooperate with the strong electrical field in producing charged particles in the enclosure and to cooperate with the weak electrical field in producing a transfer of the charged particles to the surface of the insulating layer in the wafer to provide a weak and controlled etching of the surface of the insulating layer without producing pits in the surface of the insulating layer.

A13

Cent

31. (Amended): A method as set forth in claim 30 wherein

the molecules of the inert gas pass through the enclosure from the strong electrical

field to the weak electrical field and wherein

the magnetic field is substantially perpendicular to the strong and weak electrical

5 fields.

36. (Amended): A method as set forth in claim 30 wherein

the second electrode and the wafer constitute plates of a first capacitor and ions and molecules of the inert gas constitute the dielectric of the first capacitor and wherein

the wafer and the ions of the inert gas constitute plates of a second capacitor and wherein the insulating layer of the wafer constitutes the dielectric of the second capacitor and

wherein

the first capacitor has a higher impedance than the second capacitor.

37. (Amended): A method of etching an insulating layer on a wafer having at

least one socket, defined by walls in the insulating layer, to present a clean and fresh surface on the insulating layer, including the walls of the socket, for deposition, including the steps of:

passing molecules of an inert gas through an enclosure,

providing a strong electrical field at first positions in the enclosure to ionize

molecules of the inert gas in the enclosure

providing a weak electrical field at second positions, including the positions of the

wafer, in the enclosure, and

providing a magnetic field in the enclosure in a direction transverse to the

directions of the first and second electrical fields in the enclosure to cooperate with the strong

electrical field in producing charged particles and to cooperate with the weak electrical field in

producing a transfer of the charged particles to the surface of the insulating layer in the wafer

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

15 and to the walls of the socket in the insulating layer, at a low speed to provide a weak and controlled etching of a uniform thickness from the surface of the insulating layer and the walls of the socket without pitting the surface of the insulating layer or the walls of the socket.

39. (Amended): A method as set forth in claim 37, including the steps of:
disposing the wafer in the enclosure in an adjacent but spaced relationship to the second electrode to provide a high impedance between the second electrode and the wafer for limiting the transfer of charged particles to the surface of the insulating layer and the walls of the socket and for providing for a removal of a substantially uniform thickness from the surface of the insulating layer and from the surfaces of the walls of the socket.

40. (Amended): A method as set forth in claim 37, including the steps of:
providing a first electrode to create the strong electrical field,
providing a second electrode to create the weak electrical field,
providing magnets to create the magnetic field,
the first and second electrodes and the magnets substantially defining the

enclosure, and

disposing the wafer in the enclosure in a closely spaced relationship to the second electrode.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

42. (Amended): A method as set forth in claim 37 including the steps of:

introducing an alternating voltage of a first particular magnitude to the first electrode to produce a strong negative DC bias on the first electrode for the creation of the strong electrical field,

5 introducing an alternating voltage of a second particular magnitude less than the first particular magnitude to the second electrode to produce a weak negative bias on the second electrode for the creation of the weak electrical field, and

10 providing a high impedance between the second electrode and the wafer and a low impedance between the wafer and the charged particles near the wafer to produce a transfer of charged particles with limited energy to the surface of the insulating layer and the walls of the socket in the insulating layer and to provide the weak and controlled etching of the surface of the insulating layer and the walls of the socket with a substantially uniform thickness of material from the insulating layer and the wall of the socket without pitting the surface of the insulating layer or the walls of the socket.

43. ^{Added} (Amended): In a combination as set forth in claim 21 wherein, the first electrode provides the high electrical field in cooperation with the magnetic field for producing an ionization of molecules of an inert gas in the enclosure and wherein

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5

the second electrode provides the low electrical field in cooperation with the magnetic field for etching the surface of the insulating layer on the wafer to obtain the smooth and uniform etching on the surface of the insulating layer at the low rate without any pits in the surface of the insulating layer.

44. In a combination as set forth in claim 21 wherein

the first voltage source applies an alternating voltage applied from the

voltage source to the first electrode to produce a strong negative direct voltage in the vicinity of

the first electrode and

wherein the second voltage source applies an alternating voltage from the

second source to the second electrode to produce a weak negative direct voltage in the vicinity of

the second electrode.

45. In a combination a set forth in claim 21 wherein

a first electrical conducting member is disposed in cooperative relationship

with the first electrode to provide for the production of the high electrical field and wherein

a second electrical conducting member is disposed in a cooperative

relationship with the second electrode to provide for the production of the low electrical field.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

46. In a combination as set forth in claim 45 wherein,
the first and second electrodes are substantially parallel to the wafer and

wherein

the first and second electrical conducting members are substantially

parallel to the first and second electrodes.

47. In a combination as set forth in claim 46 wherein
the first and second electrical conducting members are respectively
disposed in a substantially parallel, but spaced, relationship to the first and second electrodes.

48. In a combination as set forth in claim 43 wherein
the wafer and the first electrode define a series relationship between two

(2) capacitors, one having a high capacity impedance and the other having a low capacity
impedance and wherein the high capacity impedance limits the energy providing for the etching

of the surface of the insulating layer in the wafer.

49. In a combination as set forth in claim 47 wherein,
the wafer and the first electrode define a series relationship between two (2) capacitors, one
having a high capacity impedance and the other having a low capacity impedance and wherein

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5 the high capacity impedance limits the energy providing for the etching of the surface of the
insulating layer in the wafer.

50. In a combination a set forth in claim 44 wherein
a first electrical conducting member is disposed in cooperative relationship
with the first electrode to provide for the production of the high electrical field and wherein
a second electrical conducting member is disposed in cooperative
5 relationship with the second electrode to provide for the production of the low electrical field.

51. In a combination as set forth in claim 49 wherein
the first voltage source applies an alternating voltage from the first voltage
source to the first electrode to produce a strong negative direct voltage in the vicinity of the first
electrode and wherein

5 the second voltage source applies an alternating voltage from the source to
the second electrode to produce a weak negative direct voltage in the vicinity of the second
electrode wherein

10 a first electrical conducting member is disposed in cooperative relationship
with the first electrode to provide for the production of the high electrical field and wherein
a second electrical conducting member is disposed in cooperative
relationship with the second electrode to provide for the production of the low electrical field.

PLEASE ADD THE FOLLOWING CLAIMS:

43. In a combination as set forth in claim 21 wherein,

A17 the first electrode provides the high electrical field in cooperation with the magnetic field for producing an ionization of molecules of an inert gas in the enclosure and wherein

5 the second electrode provides the low electrical field in cooperation with

the magnetic field for etching the surface of the insulating layer on the wafer to obtain the smooth and uniform etching on the surface of the insulating layer at the low rate without any pits

in the surface of the insulating layer.

44. In a combination as set forth in claim 21 wherein

the first voltage source applies an alternating voltage applied from the

voltage source to the first electrode to produce a strong negative direct voltage in the vicinity of

the first electrode and

5 wherein the second voltage source applies an alternating voltage from the

second source to the second electrode to produce a weak negative direct voltage in the vicinity of

the second electrode.

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

- 5 45. In a combination as set forth in claim 21 wherein
a first electrical conducting member is disposed in cooperative relationship
with the first electrode to provide for the production of the high electrical field and wherein
a second electrical conducting member is disposed in a cooperative
relationship with the second electrode to provide for the production of the low electrical field.

59
B10

wherein

46. In a combination as set forth in claim 45 wherein,
the first and second electrodes are substantially parallel to the wafer and
the first and second electrical conducting members are substantially

Fig 2

parallel to the first and second electrodes.

47. In a combination as set forth in claim 46 wherein
the first and second electrical conducting members are respectively
disposed in a substantially parallel, but spaced, relationship to the first and second electrodes.

48. In a combination as set forth in claim 43 wherein
the wafer and the first electrode define a series relationship between two
(2) capacitors, one having a high capacity impedance and the other having a low capacity

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5 impedance and wherein the high capacity impedance limits the energy providing for the etching of the surface of the insulating layer in the wafer.

49. In a combination as set forth in claim 47 wherein, the wafer and the first electrode define a series relationship between two (2) capacitors, one having a high capacity impedance and the other having a low capacity impedance and wherein the high capacity impedance limits the energy providing for the etching of the surface of the insulating layer in the wafer.

50. In a combination a set forth in claim 44 wherein a first electrical conducting member is disposed in cooperative relationship with the first electrode to provide for the production of the high electrical field and wherein a second electrical conducting member is disposed in cooperative relationship with the second electrode to provide for the production of the low electrical field.

51. In a combination as set forth in claim 49 wherein the first voltage source applies an alternating voltage from the first voltage source to the first electrode to produce a strong negative direct voltage in the vicinity of the first electrode and wherein

PATENT

U.S. Serial No. 09/829,587
Attorney Docket No. SPUTT-56141

5

the second voltage source applies an alternating voltage from the source to the second electrode to produce a weak negative direct voltage in the vicinity of the second electrode wherein

A17
cont
9/27/04
a first electrical conducting member is disposed in cooperative relationship with the first electrode to provide for the production of the high electrical field and wherein

a second electrical conducting member is disposed in cooperative relationship with the second electrode to provide for the production of the low electrical field.
